This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

Japan Patent Laid-Open No. : 2-251992

Laid-Open Date : October 9, 1990

Application No. : 1-75360

Application Date : March 27, 1989

5 Applicant : Matsushita Electric Industrial Co.,

Ltd.

SPECIFICATION

1. Title of the Invention

Liquid Crystal Display Panel and Manufacturing Method Therefor

2. Claim

10

15

20

25

- (1) A liquid crystal display panel, wherein a switching element for driving a picture element and a scanning circuit for applying a signal to a gate signal line to which said switching element is connected are formed on a semiconductor substrate, and a driving IC is connected to a source signal line to which said switching element is connected through a conductive junction layer.
- (2) The liquid crystal display panel as claimed in claim l, wherein an output current control circuit is formed on an output part of a scanning circuit.
- (3) The liquid crystal display panel as claimed in claim l, wherein a plurality of switching elements are formed on one picture element.
- (4) The liquid crystal display panel as claimed in claim l, wherein an inspection electrode is formed between an electrode to which a driving IC is connected and a display region where a switching element is formed.
- (5) The liquid crystal display panel as claimed in claim (2), wherein said output current control circuit is adapted to switch between the normal output current state and the output current limiting state according to an applied signal of an external input signal.
 - (6) A method for manufacturing a liquid crystal display panel,

comprising the steps of: forming a switching element for driving a picture element and a scanning circuit on a polysilicon substrate; installing a substrate where a counter electrode is formed on said substrate; injecting liquid crystal between said substrates to be formed into a panel; operating said scanning circuit; conducting an inspection process for said liquid crystal panel by use of an inspection pad; and subsequently connecting a driving IC where a projecting electrode is formed to a source signal line through a conductive junction layer.

(7) The method for manufacturing a liquid crystal panel as claimed in claim (6), wherein said inspection process is conducted by detecting an electric current flowing through a source signal.

3. Detailed Description of the Invention

Field of the invention

This invention relates to a liquid crystal display panel used in an active matrix type liquid Crystal device and a manufacturing method therefor.

Prior art

5

10

15

20

25

30

35

Recently with the increase in the number of picture elements of a liquid crystal display device, the number of scanning lines has been increased, and in the conventional simple matrix type liquid crystal display device, the display contrast and the response speed are deteriorated, so an active matrix type liquid crystal display device having a switching element in each picture element has been utilized. However, it is necessary to form tens of thousands or more of thin film transistors (hereinafter referred to as TFT) in an active matrix array used in the above liquid crystal display device. Accordingly, it is difficult to manufacture all active matrix arrays without defect, and in the present technology, it is necessary to inspect the TFT formed on the active matrix array to discriminate the quality. So the liquid crystal display panel in which the TFT on the active matrix array can be easily inspected and a manufacturing method therefor have been expected.

The conventional liquid crystal display panel will now be described with reference to the attached drawings. Figure 9(a) is a

plan view of the conventional liquid crystal display panel. Figure 9 (b) is a cross sectional view taken along line EE' of Figure 9 (a). Parts not needed for description are omitted, and to facilitate the description, enlarged or exaggerated parts are existent. Further in order to facilitate drawing figures, the number of signal lines and the number of IC of the liquid crystal panel are considerably reduced. So with the following drawings.

5

10

15

20

25

30

35

In Figures 9 (a) and (b), 90 is a liquid crystal, 91 is a substrate formed by soda glass, 92 is a substrate where a counter electrode is formed (hereinafter referred to as a counter substrate), 93 is a gate signal line, 94 is a source signal line, 95 is a connecting electrode forming part formed on the substrate 91 for connection to a flexible substrate 96, the reference numeral 96 is a flexible substrate for connecting a gate or source signal line and a lead wire 101 on the substrate 97 loaded with IC, 97 is a printed wiring board to be loaded with a scanning IC 98 or a source IC 99 (hereinafter referred to as IC substrate), 98 is an IC for applying a signal to the gate signal line 93 of the liquid crystal display panel (hereinafter referred to as scanning IC), 99 is an IC for applying a signal to the source signal line 94 of the liquid crystal display panel (hereinafter referred to as source IC), and 100 is resin for sealing a liquid crystal 90 between the substrate 91 and the counter substrate 92 (hereinafter referred to as sealing resin). Hereinafter the same reference numbers and the same symbols designate the same constitution or the same content. Figure 10 is a partial equivalent circuit diagram of a TFT group formed on a part on the substrate 91, which faces to the liquid crystal. In Figure 10, $T_{11} \sim T_{44}$ are TFT, $S_1 \sim S_4$ are source signal lines, $G_1 \sim G_4$ are gate signal lines, and $P_{11} \sim P_{44}$ are picture element electrodes. Figure 11 is a partial enlarged plan view of the connecting electrode forming part 95. In Figure 11, the reference numeral 110 is a connecting electrode.

As is clear in Figures 9 11, in the conventional liquid crystal panel, a TFT group and a connecting electrode are formed on the glass substrate 91 and further a counter substrate is installed to be formed into a panel. The IC for applying a signal to the said panel

is loaded on the IC substrate 97 by soldering, and the substrate and the panel are connected to each other by the flexible substrate 96. An anisotropic conductive film is used for connecting the flexible substrate 96, and the flexible substrate 96 and the connecting electrode, and the flexible substrate 96 and the lead wire 101 are connected to each other by hot thermocompression bonding.

5

10

15

20

25

30

35

A manufacturing method for the conventional liquid crystal display panel will now be described. Figure 12 (a) is a plan view of a substrate after an array forming process. Figure 12 (b) is a cross sectional view taken along line FF' of Figure 12 (a). In Figures 12 (a) and (b), 120 is a TFT group forming part shown in Figure 10 (hereinafter referred to as display region). First, in the array forming process, a metal thin film and an amorphous silicon thin film or the like are stacked in layer on soda glass, and a display region 120, signal lines 93,94 and a connecting electrode 110 are formed. Figure 13 (a) is a plan view of a substrate after a panelling process. Figure 13 (b) is a cross sectional view taken along line G G' of Figure 13 (a). After the array forming process, the substrate is sent to the panelling process. In this process, a counter substrate 92 is installed on the display region, and the peripheral part is sealed with sealing resin, and to a liquid crystal 90 is injected. After the end of the process, a non-defective unit is sent to the next Figure 14 is a diagram for explaining the inspection process. inspection process. In Figure 14, the reference numeral 140 is a short generated at the intersectional point of a gate signal line G3 (hereinafter referred to as cross short), and a source signal line S3 141 is resistance value measuring means, $PS_1 \sim PS_4$ and $PG1 \sim PG_4$ are connecting means such as a probe or the like (hereinafter referred to as probe). $SS_1 \sim SS_4$ and $SG_1 \sim SG_4$ are select means comprising a relay or an analog switch or the like (hereinafter referred to as switch). In the inspection process, it is an object to mainly detect cross short which becomes a critical display defect. In this process, the probes $PG_1 \sim PG_4$ are pressed to the gate signal lines $G_1 \sim G_4$ of the liquid crystal display panel, and the probes PS_1 ~ PS4 are pressed to the source signal lines. Normally 200 or more

signal lines of the liquid crystal display panel are formed, so it is difficult to press the probes to all signal lines at one time. Then, the probes are installed on an XY stage or the like and moved to be sequentially pressed, and inspection is performed. After pressing the probes, only the switch SS_1 is closed and the switches SG_1 to SG4 are sequentially closed to measure the resistance value in each state by the resistance value measuring means 141. In order to conduct the above operation for all gate signal lines, the probes PG1 \sim PG₄ are sequentially moved to conduct the operation. Subsequently, only the switch SS2 is closed, and similarly the switches SG1 to SG4 are sequentially closed. On the other hand, the probes $PG_1 \sim PG_4$ are moved to conduct the operation. performing the above operation with the switches $SS_1 \sim SS_4$ sequentially closed and moved, the resistance value between all gate signal lines and the source signal lines are measured. resistance value is measured as high resistance if the intersectional point of the gate signal line and the source signal line is normal, and if short-circuited, low resistance is measured. In Figure 14, since cross short 140 is caused, when the switches SG3 and SS3 are closed, a low resistance value is measured. The unit in which cross short is caused is discarded as defective unit. The connecting process will now be described. In the connecting process, first the scanning IC 98 or the source IC 99 is loaded on the IC substrate 97. Subsequently, an anisotropic conductive film is formed on the flexible substrate 96. Next, the flexible substrate 96 is positioned according to the position of the lead wire 101 of the IC substrate 97 and the connecting electrode forming part 95 and then connected to each other by thermocompression bonding. A liquid crystal display panel is completed through the above processes.

Problems to be solved by the invention

5

10

15

20

25

30

35

Nowadays the space of signal lines of the liquid crystal display panel has a tendency to be made fine to $200\,\mu\text{m}$ or less. Further, the number of signal lines has a tendency to increase to hundreds or more. Accordingly, in the conventional liquid crystal display panel and manufacturing method therefor, the following serious

problems are caused in the inspection process. In the liquid crystal display panel, it is necessary to detect cross short which becomes a critical display defect in the inspection process to discriminate the quality of the liquid crystal display panel. Further it is preferable to detect a source-drain open circuit of the TFT which becomes a black spot-like display defect (hereinafter referred to as S.D open), gate-drain short (hereinafter referred to as G.D short), and a source-drain short of the TFT which becomes a white-spot like display defect (hereinafter referred to as S.D short). In order to perform the described inspection, it is necessary to press the probe to a source signal line of the liquid crystal display panel and a draw-out electrode of a gate signal line to make electric connection. However, the draw-out electrode of the signal line has a tendency to be made fine, so it becomes gradually difficult to position the probe accurately. The more the microprocessing is advanced, the longer positioning time is required. The number of signal lines of the liquid crystal display panel also has a tendency to be increased, and as the number of probes to be pressed at one time is limited, the number of times of moving the probe is increased and long time is needed for the inspection. For example, even if the number of signal lines is 200 x 400, when 25 x 25 probes are pressed at one time and 25 x 25 probes are inspected each for 10 seconds, about 20 minutes are needed for the inspection. Further, point defects such as S.D short, G.D short and S.D open defects can be hardly detected in the conventional inspection process, and ordinarily the detection is not performed. Concerning the described point defects, after the liquid crystal display panel is perfectly completed, inspection by display is performed to discriminate the quality. However, when defective units are found after completion, the rate of rebounding to the manufacturing cost is large, and it is a serious problem.

Means for solving the problems

5

10

15

20

25

30

35

In order to solve the above problems, according to the present invention, a liquid crystal display panel comprises a switching element for driving a picture element and a scanning circuit for applying a signal to a gate signal line to which the switching element is connected, formed to a polysilicon substrate, and a driving IC where a projecting electrode is formed is connected to a source signal line to which the switching element is connected through a conductive junction layer.

Further, a method for manufacturing a liquid crystal display panel of the present invention comprises the steps of: forming a switching element for driving a picture element and a scanning circuit to a polysilicon substrate; installing a substrate where a counter electrode is formed on the said substrate; injecting liquid crystal between the said substrates to be formed into a panel; operating the scanning circuit; conducting an inspection process for the liquid crystal panel by use of an inspection pad; and subsequently connecting a driving IC where a projecting electrode is formed to a source signal line through a conductive junction layer.

Operation

5

10

15

20

25

30

35

The liquid crystal display panel of the present invention is provided with a TFT for driving a picture and a scanning circuit formed to a polysilicon substrate. By operating the scanning circuit, voltage for operating the TFT (hereinafter referred to as ON- state voltage) or voltage for not operating the TFT (hereinafter referred to as OFF-state voltage) can be applied to an arbitrary gate signal line. Accordingly, the probes are pressed to all gate signal lines at one time to obtain the similar effect to that in the case of applying a signal. Further, according to the method for manufacturing the liquid crystal display panel of the present invention, as the source IC is loaded after the inspection on the liquid crystal display panel, it is not necessary to consider the input impedance of the source IC at the time of inspection. Accordingly, sure and stable inspection can be performed.

Embodiment

One embodiment of a liquid crystal display panel according to the present invention will now be described with reference to the attached drawings. Figure 1 (a) is a plan view of a liquid crystal display panel according to the present invention. Figure 1 (b) is a cross sectional view taken along line AA' of Figure 1 (a), and Figure

1 (c) is a cross sectional view taken along line B B' of Figure 1 (a). 10 is a liquid crystal, 11 is a In Figures 1 (a), (b), (c), semiconductor substrate consisted of polysilicon or the like, 12 is a counter substrate, 13 is a part where an electrode for inspecting the liquid crystal display panel is formed (hereinafter referred to as an inspecting electrode forming part), 14 is a chip-like source IC, 15 is a gate signal line, 16 is a source signal line, 17, 18 are lead wires, 19 is a forming part of a scanning circuit for applying and scanning ON-state voltage or OFF-state voltage to a gate signal line, and 20 is sealing resin. As is clear in Figures 1 (a), (b) and (c), the liquid crystal display panel of the present invention is provided with a TFT and a scanning circuit formed to a polysilicon substrate. a display region, an inspection Further in the periphery of electrode corresponding to each signal line is formed, and a source IC 14 chip is connected to the source signal line by glass on chip technology (hereinafter referred to as COG technology). Further the liquid crystal display panel of the present invention will be described with reference to Figures 2 \sim 4. First, Figure 2 is a partial equivalent circuit diagram of a display region part where a TFT is formed. In Figure 2, $TM_{11} \sim TM_{24}$ and $TS_{11} \sim TS_{44}$ are TFT. As is clear in Figure 2, in the liquid crystal display panel of the present invention, two TFTs are formed on one picture element electrode and the above two TFTs are respectively connected to different gate signal line and source signal line. Figure 3 (a) is a partial enlarged plan view of a source IC 14 and lead wire 18 part. In Figure 3 (a), 30 is an electrode formed on the substrate 11 for connection to the terminal of the source IC 14 chip (hereinafter referred to as IC connecting electrode), and a dotted line indicated by 31 shows the loading position of the source IC 14 chip. As described above, the source IC 14 chip is connected to the source signal line of the liquid crystal display panel of the present invention through the IC connecting electrode 30. Figure 3 (b) is a block diagram of a scanning circuit of a scanning circuit forming part 19. In Figure 3 (b), 32 is a shift register circuit, 33 is a latch circuit for latching and retaining the logical output of the shift

5

10

15

20

25

30

register circuit 32, 34 is a drive circuit for outputting ON-state voltage and OFF-state voltage according to the logical output of the latch circuit 33, and 35 is an output current limiting circuit having a function of limiting the current input and output to and from the output terminals $X_1 \sim X_n$ to a regulated value or less. The output current limiting circuit 35 is capable of releasing or operating a limiting function of an input/output current according to the logical input of the CL terminal. Normally during the inspection process, it is operated, and in the display state, it is released. The shift register circuit 32 outputs the logical output with H or L level according to data which a clock Ø is inputted to SP1 or SP2. The above logical output is passed through the latch circuit 33 or retained in the latch circuit 33, and ON-state voltage or OFF-state voltage are outputted from the drive circuit. Figure 4 is a partial enlarged plan view of an inspection electrode forming part 13. In Figure 4, the reference numeral 41 is an inspection electrode. As is clear in Figure 4, all source signal lines or gate signal lines are drawn out to the inspection electrode 41. From the inspection electrode 41, they are drawn out one by one to be guided to the scanning circuit forming part 19 or the IC connecting electrode 30. The above inspection electrode 41 is formed at least in the source signal line.

5

10

15

20

25

30

35

The method for manufacturing a liquid crystal display panel of the present invention will now be described. Figure 5 (a) is a plan view of the substrate 11 after the array forming process. Figure 5 (b) is a cross sectional view taken along line CC of Figure 5(a). First, in the array forming process, a TFT, a scanning circuit and so on is formed to a polysilicon substrate by semiconductor technology. Further, an IC connecting electrode 30 is formed, too. After the array forming process, it proceeds to the next panelling process. Figure 6 (a) is a plan view of a substrate after the panelling process. Figure 6 (b) is a cross sectional view taken along line DD of Figure 6 (A). In this process, a counter substrate 12 is installed on a display region where the TFT is formed, and after the peripheral part is sealed with sealing resin, the space between the

::

said substrates is evacuated and a liquid crystal 10 is injected. After the end of the above process, a non-defective unit advances to the next inspection process. Figure 7 is a diagram for explaining a liquid crystal display panel in the inspection process. In Figure 7, in order to facilitate description, a scanning circuit 19 is drawn only on the left side of the drawing. In Figure 7, the reference 70 is S.D short, 71 is G.D short, 74 is cross short, 72 is signal applying means for applying d.c. voltage, 73 is signal detecting means for detecting signals, for example, a current or the like, QS2, QS4 are probes, and US2, US4 are switches. First, the detection method for cross short 74 will be described. The probes $PS_1 \sim PS_5$ are pressed to the inspection electrode 41 formed on the end of the source signal line. Subsequently, the scanning circuit 19 is operated to apply OFF-state voltage to all gate signal lines. Here, OFF-state voltage is taken as voltage, and ON-state voltage is taken as + voltage. Next, the switches SS₁ to SS₅ are sequentially closed one by one, and in each state, the presence/absence of output voltage or current is measured by signal detecting means 73. As cross short 74 occurs now, when the switch SS₃ is closed, OFF-state voltage is detected by the signal detecting means 73. Accordingly, it is known that the source signal line S3 and the gate signal line are short-circuited. Subsequently, with the switch SS3 closed, ON-state voltage is applied to the gate signal line G_1 and sequentially shifted to the last gate signal line. In the above described respective states, whether there is the change in the OFF-state voltage or not is monitored by the signal detecting means 73. When ON-state voltage is applied to the gate signal line G3, a signal detected by the signal detecting means 73 changes from OFF-state voltage to ON-state voltage. Accordingly, the occurrence of cross short in the gate signal line G3 and the source signal S3 can be detected. Since the output current limiting circuit 35 is formed in the scanning circuit 19, even if cross short occurs, or even if adjacent short of the gate signal line occurs, overcurrent will not flow, and that is why the panel and the scanning circuit can be stably inspected without breakage.

5

10

15

20

25

30

operation to the other source signal lines by moving the probes $PS_1 \sim PS_5$.

5

10

15

20

25

30

The detecting method for CD short 71 will now be described. First the probes PS₁ ~ PS₅ are pressed to the inspection electrode 41 formed on end of the source signal line. Next, the scanning circuit 19 is operated to apply ON-state voltage to the gate signal line G₁ and apply OFF-state voltage to the other gate signal lines. At that time, select means, SS₁ to SS₅, are closed sequentially and selectively, and the presence/absence of output current in each source signal line is measured by the signal detecting means 73. The above operation is conducted for all of the gate signal lines similarly to the description on the cross short. When ON-state voltage is applied to the gate signal line G4 and the select means SS3 is closed, G.D short 71 occurs in TM33 of the TFT and the TM33 of the TFT is in the operating state, so that a current path, the gate signal line G₄ -> G.D short 71 -> TM₃₃ drain -> TM₃₃ source -> source signal line $S_3 \rightarrow PS_3 \rightarrow SS_3 \rightarrow$ the signal detecting means 73, is produced, from which the occurrence of defect in the TM33 of the TFT can be detected. The above operation is conducted for all source signal lines by moving the probes.

Lastly the detection method for S.D short will be described. First, the probes $PS_1 \sim PS_5$ and QS_2 , QS_4 are pressed to the inspection electrode 41. Subsequently, the scanning circuit 19 is operated to apply ON-state voltage only to the gate signal line G_1 and apply OFF-state voltage to the other gate signal lines. Next, the select means US_2 and US_4 are closed to apply voltage from the signal applying means 72 to the souse signal lines S_2 and S_4 . Subsequently, the select means SS_1 , SS_3 , SS_5 are closed sequentially and selectively to measure the presence/absence of output voltage in the respective source signal lines S_1 , S_3 , S_5 by the signal detecting means 73. Next, ON-state voltage is applied only to the gate signal line G_3 and the above operation is conducted. The above operation is performed for all of the gate signal lines. As S.D short 70 occurs in the TM_{22} of the TFT, ON-state voltage is applied to the

gage signal line G2, and the TS22 of TFT is put in the operating condition, and when the select means SS_{22} is closed, a current path, the signal applying means $72 ext{--} VS_2 ext{--} VS_2 ext{--} SOURCE signal line } S_2 ext{---} S.D short <math>70 ext{---} P_{22} ext{---} TS_{22}$ of TFT --- source signal line $S_3 ext{---} PS_3 ext{---} SS_3 ext{---} the signal detecting means } 73$, is produced, from which the occurrence of S.D short 70 can be detected. The above operation is performed for all of source signal lines by moving the probes.

After the end of the inspection process, a non-defective unit is subjected to the source IC connecting process. Figure 8 is a cross sectional diagram in which the source IC 14 is adhered to the IC connecting electrode 30. In Figure 8, the reference numeral 80 is a projecting electrode, and 81 is a conductive junction layer. The above projecting electrode is consisted of An and formed on the terminal of the source IC 14 like a two-stage projection by use of ball bonding or nail head bonding technology. Further a conductive junction layer several tens of μ m thick is formed on the above projecting electrode. The conductive junction layer is consisted of mixture of epoxy series and phenol series as an adhesive as main agent and flakes of As, Au, Ni, C, Sn, O2, and formed by transfer or the other technology. The source IC 14 is connected to the IC connecting electrode 41 in respect of electrode through the projecting electrode and the conductive junction layer. Next, the conductive junction layer is final-hardened by means such as an electric oven, a heat column or the like to complete a liquid crystal display panel.

Though in the description of the manufacturing method for the liquid crystal display panel of the present invention, an inspection process is conducted after a panelling process, it is apparent that even if the panelling process is conducted after the inspection process, the same effect can be produced. Accordingly, after the inspection process, the panelling process may be conducted.

Though the liquid crystal display panel of the present invention has two TFTs formed on one picture element electrode, this is not restrictive.

Advantages of the invention

5

10

15

20

25

30

According to the present invention, a liquid crystal display panel is so constructed that a TFT for driving a picture element and a scanning circuit are formed to a semiconductor substrate and a source IC is loaded by COG technology. As the scanning circuit has a comparatively small circuit scale and can be easily formed, the rate of occurrence of defect and failure is low. If the function of the source IC is incorporated in the semiconductor substrate, the circuit for realizing the above function is large so that the defect and failure are liable to occur. Accordingly, the yield of manufacturing the liquid crystal display panel of the present invention is remarkably high as compared with that in which the function of the source IC is incorporated in the semiconductor substrate. Though the liquid crystal display panel connected to the scanning IC by use of the conventional flexible substrate can not cope with the signal line pitch of a fine pattern $100\,\mu\text{m}$ or less, the liquid crystal display panel of the present invention can satisfactorily cope with the above pitch.

5

10

15

20

25

30

35

In the method for manufacturing a liquid crystal display panel according to the present invention, an inspection process is conducted before the connection of the source IC. In the inspection process, a current generated at the time of S.D short is normally very small, $1 \mu A$ or less. Accordingly, if the source IC is put in the connecting state or formed in the inspection process, the input impedance of the above IC influences. So, it is difficult to detect a so that defect can not very small current, Furthermore, only by operating the scanning circuit, ON-state voltage or OFF-state voltage can be applied to all of gate signal lines at one time. Accordingly, the same effect as that in the case of pressing the probes to all gate signal lines can be produced, and the inspection time is remarkably reduced. Further, it is sufficient to perform pressing of the probes only on the source signal line side, which results in reducing the manufacturing cost of the probes. The liquid crystal display panel of the present invention is so constructed that two TFTs are formed on one picture element electrode and voltage can be applied to all of gate signal lines at one time by a scanning circuit, whereby even S. Dopen and S. D short which could not be detected in the conventional liquid crystal display panel can be detected. Thus, after the formation of a scanning circuit, the quality of the liquid crystal display panel can be determined at high speed and easily, so it is very advantageous.

4. Brief Description of the Drawings

5

10

15

20

25

30

Figures 1 (a) ~ (c) are a plan view and cross sectional views of a liquid crystal display panel according to the present invention;

Figure 2 is a partial equivalent circuit diagram of a display region of the liquid crystal display panel according to the present invention;

Figure 3 (a) is a partial enlarged plan view of a source IC connecting part;

Figure 3 (b) is a functional block diagram of a scanning circuit;
Figure 4 is a partial enlarged plan view of an inspection
electrode forming part of the liquid crystal display panel according
to the present invention;

Figures 5 (a) and (b) ~ Figure 8 are diagrams for explaining a method for manufacturing a liquid crystal display panel according to the present invention;

Figures 9 (a) and (b) are a plan view and cross sectional views of the conventional liquid crystal display panel;

Figure 10 is a partial equivalent circuit diagram of a display region of the conventional liquid crystal display panel;

Figure 11 is a partial enlarged plan view of a connecting electrode forming part for connecting a flexible substrate; and

Figures 12 (a) and (b) ~ Figure 14 are diagrams for explaining the conventional method for manufacturing a liquid crystal display panel.

10, 90: liquid crystal 11, 91: substrate 12, 92: counter electrode 13: inspection electrode forming part 14: source IC 15, 93: , $G_1 \sim C_4$: gate signal line 16, 94, $S_1 \sim S_5$: source signal line 17, 18: lead wire 19: scanning circuit forming part 20, 100: sealing resin $P_{11} \sim P_{44}$: picture element electrode $T_{11} \sim T_{44}$, $TM_{11} \sim TM_{24}$, $TS_{11} \sim TS_{44}$: TFT, 30: IC connecting electrode 31: IC loading

position 32: shift register circuit 33: latch circuit 34: drive circuit 35: output current limiting circuit 41: inspection electrode 70: S.D short 71: G.D short 72: signal applying means 73: signal detecting means 74, 140: cross short $PS_1 \sim PS_4$, $PG_1 \sim PG_4$, QS_2 , QS_4 : connecting means $SS_1 \sim SS_4$, $SG_1 \sim SG_4$, US_2 , US_4 : select means 80: projecting electrode 81: conductive junction layer 95: connecting electrode forming part 96: flexible substrate 97: IC substrate 98: scanning IC 99: source IC 101: lead wire 110: connecting electrode 141: resistance value measuring means

DIALOG(R) File 347: JAPIO (c) 1998 JPO & JAPIO. All rts. reserv.

03276492 LIQUID CRYSTAL DISPLAY PANEL AND ITS MANUFACTURE

PUB. NO.: **02-251992** [JP 2251992 A] PUBLISHED: October 09, 1990 (19901009)

INVENTOR(s): TAKAHARA HIROSHI

APPLICANT(s): MATSUSHITA ELECTRIC IND CO LTD [000582] (A Japanese

Company or Corporation), JP (Japan)
APPL. NO.: 01-075360 [JP 8975360]
FILED: March 27, 1989 (19890327)

ABSTRACT

PURPOSE: To easily inspect TFTs on an active matrix array by connecting a driving IC to a source signal line to which a switching element is connected through a conductive joint layer.

CONSTITUTION: The liquid crystal display panel has thin film transistors(TFT) TM11 - TM34 and TS11 - TS44 for picture element driving and a scanning circuit 19 on a polysilicon substrate 11. The scanning circuit 19 is put in operation to apply an optional gate signal line 15 with a voltage which operates the TFTs or a voltage which does not operate the TFTs. Therefore, a probe is pressed against all gate signal lines 15 at a time to obtain effect similar t that at the time of signal application. Further, a source IC 14 is mounted after the liquid crystal display panel is inspected, so the impedance of a source IC 14 need not be considered at the time of inspection and secure and stable inspection is therefore performed. Consequently, the manufacture yield is improved and it is easily decided fast whether or not the liquid crystal display panel is normal.

54) LIQUID CRYSTAL DISPLAY PANEL AND ITS MANUFACTURE


(11) 2-251992 (A) (43) 9.0/ 1997 (197 JP) (21) Appl. No. 64-75360 (22) 27-A1999 (72) MATSUSHITA ELECTRIC INDICO LTD (72) HIROSHI TAKAHARA

(51) Int. Cl^e. G09F9 30.G02F1 13.G02F1 1345

PURPOSE: To easily inspect TFTs on an active matrix array by connecting a driving IC to a source signal line to which a switching element is connected

through a conductive joint layer

CONSTITUTION: The liquid crystal display panel has thin film transistors(TFT) TM11 · TM34 and TS11 · TS44 for picture element driving and a scanning circuit 19 on a polysilicon substrate 11. The scanning circuit 19 is put in operation to apply an optional gate signal line 13 with a voltage which operates the TFTs or a voltage which does not operate the TFTs. Therefore, a probe is pressed against all gate signal lines 15 at a time to obtain effect similar t that at the time of signal application. Further, a source IC 14 is mounted after the liquid crystal display panel is inspected, so the impedance of a source IC 14 need not be considered at the time of inspection and secure and stable inspection is therefore performed. Consequently, the manufacture yield is improved and it is easily decided fast whether or not the liquid crystal display panel is normal.



19日本国特許庁(JP)

① 特許出願公開

❸公開 平成2年(1990)10月9日

四公開特許公報(A) 平2-251992

验别記号 庁内整理番号 39Int. Cl. 3 6422-5C 8910-2H G 09 F G 02 F 338 P 9/30 1/13 1/1345 101 7370-2H 6422-5C

3 4 6 G 09 F 9/30

審査請求 未請求 請求項の数 7 (全12頁)

液晶表示パネルおよびその製造方法 の発明の名称

> 頭 平1-75360 ②特

頭 平1(1989)3月27日

大阪府門真市大字門真1006番地 松下電器産業株式会社内 包発 明 者

大阪府門真市大字門真1006番地 松下電器産業株式会社 勿出 顋 人

弁理士 栗野 重孝 外1名 四代 理

1. 発明の名称

液晶表示パネルおよびその製造方法

2. 特許請求の範囲

- (1) 半導体基板に絵葉を駆動するスイッチング業 子と、前記スイッチング素子が接続されたゲート 信号線に信号を印加する走査回路が形成され、前 記スイッチング君子が接続されたソース信号線に、 駆動用ICが導電性接合層を介して接続されてい ることを特徴とする液晶表示パネル。
- (2) 走査回路の出力部に出力電流制御回路が形成 されていることを特徴とする請求項(1)記載の液晶 **夏示パネル。**
- (3) スイッチング素子は一絵素に複数個形成され ていることを特徴とする請求項(1)記載の液晶要示
- (4) 駆動用!Cを接続する電極とスイッチング素 子が形成された退示領域間に検査用電極が形成さ れていることを特徴とする請求項(1)記載の液晶度 示パネル。

- (5) 出力電流制御回路は外部入力信号の印加信号 により、通常出力電流状態と出力電流制限状態を 切り換えられることを特徴とする請求項(2)記載の 液晶表示パネル。
- (6) ポリシリコン基板上に絵葉を駆動するスイッ チング素子と走査回路を形成し、前記基板上に対 向電極が形成された基板を取りつけ、前記基板間 に液晶を注入してパネル化し、走査回路を動作さ せ、かつ検査用パットを用いて前記液晶パネルの 検査工程をおこない、次にソース信号線に突起電 極が形成された駆動用ICを導電性接合層を介し て接続することを特徴とする液晶表示パネルの製 遗方法。
- (7) 検査工程はソース信号を流れる電流を検出す ることにより行なうことを特徴とする講求項(6)記 夏の液晶表示パネルの製造方法。
- 3. 発明の詳細な説明

産業上の利用分野

本発明はアクティブマトリックス型液晶表示装 選に用いる液晶表示パネルおよびその製造方法に

Salar Salar Salar Salar

持開平2-251992(2)

. . .

関するものである。

従来の技術

近年、液晶支示装置の絵葉数増大に伴って、走 重編数が潜え、従来から用いられている単純マト リックス型液晶波示袋置では表示コントラストや 応答速度が低下するため、各絵葉にスイッチング 素子を配置したアクティブマトリックス型液晶表 示装置が利用されつつある。しかしながら前記波 晶表示装置に用いるアクティブマトリックスアレ ィには数万個以上の薄膜トランジスタ(以後 TFTと呼ぶ)を形成する必要がある。したがっ てすべてのアクティブマトリックスアレイを無欠 陥で作製することは困難であり、現在の技術では アクティブマトリックスアレイ上に形成された TFTを検査し、良否を判別する必要がある。そ こで容易にアクティブマトリックスアレイ上の TFTを検査することのできる液晶表示パネルお よびその製造方法が待ち望まれていた。

以下、従来の被晶表示パネルについて図面を参 照しながら説明する。第9図(a)は従来の液晶表示 パネルの平面図である。また第9図61は乗9図61 のEE、線での新面図である。なお、説明に不要 な箇所は省略しており、説明を容易にするため拡 大あるには誇張して描いている部分が存在する。 また、液晶支示パネルの信号線数・1C数などは 作図を容易にするために非常に少なく描いている。 以上のことは以下の図面に対しても同様である。 勇 9 図(a)(b)において、90は液晶、91はソーダガラ スからなる基板、92は対向電極が形成された基板 (以下、対向基版と呼ぶ)、93はゲート信号線、 94はソース信号線、95はフレキシブル基版96と接 銃のために基版91上に形成された接続電極形成部、 96はゲートまたはソース信号線とICを積載した 基板97上の引き出し線 101とを接続するためのフ レキシブル基坂、97は走査 I C 98またはソース [C99を積載するためのプリント基板(以後、 IC基板と呼ぶ)、98は液晶表示パネルのゲート 信号線93に信号を印加するための【C(以後、走 査【Cと呼ぶ)、99は液晶表示パネルのソース信 号線94に信号を印加するための IC (以後、ソー

スICと呼ぶ)、 100 は基板91と対向基板92間に液晶90を封止するための制脂(以後、対止樹脂と呼ぶ)である。以後、同一番号あるいは同一記号を付したものは同一構成あるいは同一の内容ののである。また、第10回は子で群の一流晶に図でである。第10回において下ででは、はTFT、S・はソース信号線、C・~G・はは、P・・・とは経典電極である。第11回は接続電極形成部95の一部拡大平面回である。第11回において 110 は接続用電極である。

第9図~第11図で明らかなように健康の液晶パネルはガラス落板91上に下下下辟および接続用電機が形成され、また対向基板を取り付けられてパネル化されている。前記パネルに信号を印加する(Cは1 C 落板97上にハンダ付けにより積数され、可記落板とパネルとをフレキシブル基板96の接続には異方向性導電膜が用いられ、熱圧者により、フレキシブル基板96と接続用電極およびフレキシブ

ル基版96と引き出し線 101と接続される。

以下、従来の液晶表示パネルの製造方法につい て説明する。第12図はアレイ形成工程後の基板 の平面図を示している。また、第12図のは第12図 (a)のFF′線での新面図である。第12図(a)(c)にお いて 120は第10國に示すTFT群形成部(以後、 表示領域と呼ぶ)である。まず、アレイ形成工程 ではソーグガラス上に金属薄膜およびアモルファ スシリコン薄膜などを層上に重ね、表示領域 120、 信号線93・94および接続用電極 110を形成する。 第13図(a)はパネル化工程後の基版の平面図を示し ている。また、第13回は第13図回のGG^線での 断面図である。アレイ形成工程後、基版はパネル 化工程へ送られる。この工程では表示領域上に対 向塔板92が取り付けられ、周辺部を封止樹脂で封 止、液晶90が往入される。工程終了後、良品は次一 の検査工程へ送られる。第14図は検査工程の説明・ 図である。海は図において、 140はゲート信号場 G.とソース信号線Sェの交点部に発生したショ ート (以後、クロスショートと呼ぶ) 、 141は抵

特開平2-251992 (3)

抗強測定手段、PS、~PS。及びPG、~PG。 はプコープなどの接続手段(以後プロープと呼ぶ)。 SS、~SS、およびSG、~SG、はリレーま たはアナログスイッチなどからなる選択手段(以 後、スイッチと呼ぶ)である。検査工程では主と して重大な表示欠陥になるクロスショートを検出 することを目的とする。そこでこの工程ではプロ ープPG,~PG.を液晶表示パネルのゲートは 号線C、~G。に、ブローブPS,~PS。をソ 一ス信号線に圧接する。過常、液晶表示パネルの 信号線は 200本以上形成されるため、一度にすべ ての信号線にプローブを圧接することが困難であ る。そこでプローブをXYステージなどに取り付 け移動させていくことにより概次圧接していき検 査をおこなう。プーロブ圧接後、スイッチSS; のみを閉じ、スイッチSGiから順次SG.まで 閉じていき、各状態での抵抗値を抵抗値測定手段 141 で測定する。以上の動作をすべてのゲート信 号線に対して行えるようにアロープPG;~PG。 を順次移動させておこなう。次にスイッチSSェ

のみを閉じ、周禄にスイッチSG,~SG.を閉 じていき、またアローブPG。~PG。を移動さ せておこなう。以上の動作をスイッチSS。~ SS。を順次閉じ、また移動させることにより、 すべてのゲートは号線とソースは号線間の抵抗値 を測定する。測定される抵抗値はゲート信号級と ソース信号線の交点が正常であれば高抵抗が、短 絡していれば低抵抗が測定される。第14図ではク ロスショート 140が発生しているため、スイッチ SG,及びSS。を閉じたとき、低抵抗値になる。 クロスショートが発生したものは不良として廃棄 される。次に接続工程について説明する。接続工 程では、IC基板97上にまず、走査IC98または ソース!C99などが積載される。次にフレキシブ ル基版96上に異方向性導電膜が形成される。次に フレキシブル基板96は [C 基板97の引き出し線101 および接続電極形成部95に位置決めされたのち、 熱圧着され接続される。以上の工程を経て液晶表 示パネルは完成する。

発明が解決しようとする課題

近年、液晶表示パネルの信号線の間隔は200μ€ 以下と微細化の傾向にある。また信号線の本数は 数百本以上と増加の傾向にある。したがって、従 来の液晶表示パネルとその製造方法では、検査工 程において下記の重大な課題が発生する。液晶表 示パネルは検査工程で重大な表示欠陥となるクロ スショートを検出し、液晶表示パネルの良否を選 別する必要がある。また、黒点状表示欠陥となる TFTのソース・ドレイン間断線(以後、S・D オープンと呼ぶ)、ゲート・ドレイン間ショート (以後、G - Dショートと呼ぶ)および白点状表 示欠陥となるTFTのソース・ドレインショート (以後、S·Dショートと呼ぶ)をも検出するこ とが好ましい。前述の検査を行うためにはプロー プを液晶表示パネルのソース信号線およびゲート 信号線の引き出し電橋に圧接し、電気的接続を取 る必要がある。しかし、信号級の引き出し電極も 汝田化の傾向があり、プロープを正確に位置決め することが困難になりつつある。また、微田化に なるほど位置決め時間も長時間を要する。液晶表

課題を解決するための手段

上記課題を解決するため、本発明の液晶表示パネルは、ポリシリコン塔坂に詮索を駆動するスイッチング素子と、前記スイッチング素子が接続されたゲート信号線に信号を印加する走査回路が形

Control of the second of the control of

成され、前記スイッチング素子が接続されたソースは号線に、突起電極が形成された駆動用 [Cが運電性接合層を介して接続されたものである。

作用

本発明の液晶表示パネルは詮素駆動用のTFTおよび走査回路をポリシリコン基板に形成している。走査回路を動作させることにより、任意のゲート信号線にTFTを動作させる電圧(以後、オン電圧と呼ぶ)を印加することができる。したがって、全ゲート信号線に一度にプロー

プを圧接し、信号印加したのと同様の効果が得られる。また、本発明の液晶表示パネルの製造方法は、液晶表示パネルの検査をおこなったのち、ソース! C を積載するものであるから、検査時ソース! C の入力インピーダンスを考慮する必要がない。したがって確実・安定な検査をおこなえる。

发箍例

第1図(a)(b)(c)で明らかなように本発明の液晶表示 パネルはポリシリコン基板にTFTおよび走査回 路が形成される。また、妻示領域の周辺には各信 号線に対応した検査用電極が形成されており、ソ ース信号線にはガラスオンチップ技術(以後、 COG技術と呼ぶ)でソース【CI4チップが接続 されている。さらに本発明の液晶表示パネルを第 2図~第4図を用いて説明する。まず、第2図は TFTが形成された表示領域部の一部等価回路図 である。第2回において、TMi~TMiおよび TS…~TS…はTFTである。 第2図で明らか なように、本発明の液晶表示パネルは1つの絵葉 建橋に2つのTFTが形成され、前記2つの TFTはそれぞれ舞ったゲート信号線およびソー ス估号線に接続されている。第3図(a)はソース 1014および引き出し線18部の一部拡大平面図で ある。 第3回(a)において30はソース!C14チップ の博子と接続するために搭板目上に形成された電 極(以後、10接続電極と呼ぶ)、31に示す点線 はソースICI4チップの積載位置を示している。

以上のように本発明の液晶表示パネルのソースは 号線にはソース【C14チップが【C接続電極30を 介して接続されている。第3図(10)は走査回路形成 部19の走査回路のブロック図図である。第3図(b) において、32はシフトレジスタ回路、33はシフト レジスタ回路32の論理出力をラッチし保持するた めのラッチ回路、34はラッチ回路33の論理出力に より、オン電圧またはオフ電圧を出力するドライ ブ回路、35は出力協子X。~X。に入出力する電 流を規定値以下に制限できる機能をもつ出力電波 制限回路である。なお、出力電流制限回路35は CL猫子の論理人力により、入出力電流の制限機 能を解除または動作させることができる。通常、 検査工程時には動作させ、表示状態では解除され る。シフトレジスタ回路32はクロックすをおよび SP!またはSP"に人力されたデータにより、 H またはピレベルの論理出力を出力する。商記論 ******** 理出力はラッチ回路33を通過またはラッチ回路33 に保持され、ドライブ回路からオン電圧またはオ プ電圧が出力される。 羽4図は、検査電極形成部

特開平2-251992(5)

13の一部拡大平面図である。第4図において41は検査用電優である。第4図で明らかなように検査電腦41まではすべてのソースは号線またはゲートは号線は引き出されてきている。検査用電腦41からは1本ごとに引き出され、走査回路形成部19または1C接換用電腦30まで導びかれる。前記検査用電腦41は少なくともソースは号線には形成される。

封止閉路で封止したのち、前記基板間を真空にし て、液晶10が注入される。前記工程終了後、良品 は次の検査工程へ進む。第7回は検査工程での役 **品表示パネルの説明図である。第7図において説** 明を容易にするために走査化19は図面の左側にし か描いていない。第7図において、70はS・Dシ ョート、71はG・Dショート、74はクロスショー ト、72は直流電圧を印加できる信号印加手段、73 は電波などの信号を検出するための信号検出手段、 QS. · QS. はプローブ、US. · US. はス ィッチである。まず、クロスショート74の検出方 法について説明する。プローブPS,~PS,は ソース信号線路に形成された検査用電極41に圧接 される。次に走査回路19を動作させ、すべてのゲ ート信号線にオフ電圧を印加する。なお、ここで は、オフ電圧を一電圧、オン電圧を十電圧として 取り扱う。次にスイッチSS;からSS,まで巓 次1ずつ閉じていき、各状態で出力電圧または電 波がないかを信号検出手段73で測定する。今、ク ロスショート74が発生しているため、スイッチ

SS」を閉じた時、オフ電圧が手段検出手段73に 検出される。したがって、ソース信号級S;とゲ ート信号線が短路していることがわかる。次にス イッチSS:を閉じたまま、ゲート信号線G.に オン電圧を印加し、順次最後のゲート信号線まで シフトさせていく。前記各状態でオフ電圧に変化 がないかを信号検出手段73で監視する。今、ゲー ト信号線で、にオン電圧を印加した時、信号検出 手段73が検出している信号がオフ電圧からオン電 圧に変化する。したがって、ゲート信号線C,と ソース信号S。にクロスショートが発生している ことを検出できる。また走査回路19に出力電波制 限回路35を形成しているため、クロスショートが 発生していても、またゲート信号線の膜接ショー トが発生していても過電波が流れることがなく、 安定にパネルおよび走査回路などを破壊すること なく検査がおこなえる。

以上の動作をプロープPS,~PS,を移動させ、他のソース信号線にもおこなっていくことにより、検査をおこなうことができる。

次に、G·Dショート71の検出方法について説 明する。まず、プロープPS、~PS、をソース 信号線端に形成された検査用電循41に圧接する。 次に走査回路19を動作させ、ゲート信号線 G.の よにオン電圧を印加し、他のゲート信号線にはオ フ電圧を印加する。その時、順次選択手段SS。 からSS。まで選択的に閉じていき各ソース信号 線に出力電流がないか信号検出手段73で測定する。 以上の動作をクロスショートの説明と同様にすべ てのゲート信号線に対しておこなう。今、ゲート 信号線で。にオン電圧を印加し、選択手段SS; を閉じたときTFTのTMュュにG・Dショート71 が発生かつTFTのTM;;が動作状態であるため、 ゲート信号線C。→C・Dショート71→T Mııド レイン→TM₃₃ソース→ソース信号級S₃ → PS,→SS,→信号検出手段73なる電流経路が 生じるため、TFTのTM;に欠陥が発生してい ることを検出できる。以上の動作をプローブを移 動させ、すべてのソース信号線に対しておこなう。 最後に、S・Dショートの検出方法について説

持閒平2-251992(6)

羽する。まず、プローブPS,~PS,および QS。・QS。を検査用電機はに圧接する。次に 走査団路19を動作させ、ゲート信号線C。のみに オン電圧を印加し、他のゲート信号線にはオフ電 圧を印加する。次に選択手段US。およびUS。 を閉じ、ソース信号繰S。およびS。に信号印加 手段72からの電圧を印加する。次に選択手段SS。。 SSa,SS。を順次選択的に閉じていき、各ソ ース信号線S, . Sェ, Sェに出力電圧がないか 信号検出手段73で選定する。次にゲート信号線 G。 のみにオン電圧を印加し、前送の動作を行う。以 上の動作をすべてのゲート信号線に対して行う。 今TFTのTM::にS·Dショート70が発生して いるため、ゲート信号線Gェにオン電圧を印加し、 TFTのTSェを動作状態にし、かつ選択手段 SSュュを閉じたとき、信号印加手段72→USュー QSェーソース信号線SェーS·Dショート70→ P::→TFTのTS::→ソース信号線S: →PS: →SS。→信号検出手段73なる電波経路が生じる ため、TFTのTMiiにS・Dショート70が発生

していることを検出できる。以上の動作をプロー プを移動させ、すべてのソース信号線に対してお こなう。

検査二程終了後、良品にはソースLC接続工程 がおこなわれる。第3図は1C接続電極30にソー スIC14を接着したところの断面図である。第8 図において80は突起電極、81は導電性接合層であ る。前記突起電極はAnから構成され、ポールポ ンディングまたはネイルヘッドポンディング技術 を用いてソース IC14の 端子上に 2 段突起状に形 成される。また前記突起電極上に数十μmの導電 性接合層を形成されている。前記導電性接合層は、 接着剤としてエポキシ系、フィノール系等を主剤 として、A. ・A. ・N. ・C・S. O. などの フレークを混ぜたものであり、転写等の技術で形 成される。ソースIC14はIC接続電極41と前記 突起電極および導電性接合層を介して電極的に接 統される。次に電気オーブン・ヒートコラムなど の方法を用い、導電性接合層を本硬化させ液晶表 示パネルは完成する。

なお、本発明の液晶表示パネルの製造方法の設 明で、パネル化工程後検査工程をおこなうとした が、検査工程後、パネル化工程をおこなっても同 様の効果が得られることは明らかである。 したが って検査工程後、パネル化工程をおこなってもよ い。

また本発明の液晶表示パネルは1つの絵素電極に2つのTFTを形成するとしたがこれに限定するものではない。

発明の効果

従来のフレキシブル券版を用いて、走査用ICと 接続する液晶表示パネルでは 100 μ m 以下のファ インパターンの信号線ピッチのものには対応する ことができないが、本発明の液晶表示パネルでは 十分対応が可能である。

- 特別平2-251992(プ)

パネルは1つの経常を際に2つのTFTを形成し、 走を回路できるため、住来の液晶表示パネルでは 快出することのできなけれることができる。 は出することがかったS・Dオープン、 以出することができる。以上 のことより、定金回路形成後、液晶表示パネルの 良いのできる。 のことよう、できる。 のことよう、できる。 のことよう、できる。 のことよう、できる。 のことを高速である。

4. 図面の簡単な説明

 艦形成部の一部拡大平面図、第12図(a)(u)~第14図 は従来の液晶表示パネルの製造方法の登明図であ


10 - 90 --- -- 液晶、11 - 91 --- --- 基板、12 - 92 --- ---対向電極、13……検査用電極形成部、14……ソー ス I C 、15・93・C。~G。……ゲート信号線、 16・94・S,~S,……ソース信号線、17・18… …引き出し線、19…… 走査回路形成部、20・ 100 ……封止思證、P.()~P.()……独素電極、T.()~ T .. . T M .. ~ T M .. . T S .. ~ T S T F T、30…… [C接號電腦、31…… [C積載位置、 32……シフトレジスタ回路、33……ラッチ回路、 34……ドライブ回路、35……出力電流制限回路、 41……検査用電振、70……S・Dショート、71… 信号検出手段、74・ 140……クロスショート、 PS; ~PS. ·PG; ~PG. ·QS. ·QS.接號手段、SS, ~SS, ·SG, ~SG, · U S . · U S . ····· 選択手段、80 ······ 突起電腦、 81……導電性接合層、95……接続電優形成部、96

……フレキシブル基版、97……【C基板、98…… 走査! C、99……ソース I C、 101……引き出し 線、 110……接続用電優、 141……抵抗値測定手 段。


代理人の氏名 弁理士 莫野重孝 ほか1名


Si-Si --- ソース信号 編 Gi-Go --- ウート信 - 編 Pi-Pu --- 遅 黒 電 版 TH-Th-Th-Co-To --- TFT

SE 2 50




特開平2-251992(8)







特開平2-251992(9)




特開平2-251992 (10)



80 --- 女尼電極。 81 --- 專電性頂音層



持閉平2-251992 (11)



打開平2-251992 (12)

